MIL-STD-1750A: Standard sixteen-bit computer architecture | ||
---|---|---|
Prev | Chapter 5. Detailed Requirements | Next |
Addr Mode Mnemonic Format/Opcode 8 8 -------------------- S BIF Op Ex. | 4F | Op. Ex. | --------------------
Description. This instruction invokes special operations defined by the user. Note that this instruction may use one or more additional words immediately following it, the number and interpretation of which are determined by the Op. Ex.
Register Transfer Description.
User defined.